In this work, we carry out an experimental validated three-dimensional ''atomistic'' device-circuit coupled simulation to study the discrete-dopantinduced power and delay fluctuations in 16-nm-gate complementary metal-oxide-semiconductor (CMOS) circuits. The equivalent gate oxide thicknesses (EOTs) of planar CMOS range from 1.2 nm to 0.2 nm. SiO 2 is used at gate oxide thicknesses of 1.2 and 0.8 nm, Al 2 O 3 at an EOT of 0.4 nm, and HfO 2 at an EOT of 0.2 nm. Under the same device threshold voltage, as EOT decreases from 1.2 to 0.2 nm, the fluctuations of threshold voltage and gate capacitance for CMOS transistors are reduced by 43 and 55%, respectively. For the state-of-art nanoscale circuits using high-dielectric constant (high-) materials, the delay time fluctuation is suppressed significantly from 0.1 to 0.03 ps. For the power characteristics, although the nominal powers of circuits using high-dielectrics are increased owing to the increased EOT, the fluctuations of dynamic power, short circuit power, and static power are reduced by 40, 70, and 30%, respectively.
Introduction
Variability in the characteristics of nanoscale complementary metal-oxide-semiconductor (CMOS) field-effect transistor (FET) becomes a major challenge in scaling down and integration. Local device variation and the uncertainty of signal propagation time have become crucial for the variation of system timing and the determination of clock speed. [1] [2] [3] [4] [5] Yield analysis and optimization, which take into account manufacturing tolerances, model uncertainties, variations in process parameters, and so forth, are known as indispensable components of circuit design. Diverse approaches have recently been proposed to study fluctuationrelated issues in semiconductor devices [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] and circuits. [3] [4] [5] [24] [25] [26] [27] To suppress random-dopant-induced fluctuations, various approaches such as those using vertical channel devices, 13, 18, 19) channel engineering, [9] [10] [11] 14, 21) and high-dielectric constant (high-) materials 20, 23, 28) have been proposed. However, little attention has been focused on the existence of delay and power fluctuations in active devices owing to random dopant placement. Moreover, the effectiveness of using high-materials as gate dielectrics against delay and power fluctuations is of great interest and may benefit the nano-device technology.
In this study, we for the first time analyze the random dopant effect on delay and power fluctuations for nanoscale CMOS circuits with high-gate materials. Due to the randomness of dopant position in the devices, the fluctuations of device gate capacitance are nonlinear and difficult to model with current well-known compact models. 24, 26) Thus, a device-circuit coupled simulation approach 4, 5, 26, 29) is employed. Then, the relationship between equivalent gate oxide thicknesses (EOT) and the fluctuations of device DC and circuit power/delay characteristics are investigated. The accuracy of the developed analyzing technique has been quantitatively verified using the experimentally measured characteristics of 20 nm devices. 20) The paper is organized as follows. In §2, we describe the analyzing technique for studying the random dopant effect in nanoscale devices and circuits. In §3, we examine the discrete-dopant-induced characteristic fluctuations of the 16-nm-gate device and inverter circuit. Finally, we draw conclusions and suggest future work.
Simulation Technique
The nominal channel doping concentration of the devices studied is 1:48 Â 10 18 cm À3 . Outside the channel, the doping concentrations in the source/drain and background are 1:1 Â 10 20 and 1 Â 10 15 cm À3 , respectively. These devices have a 16 nm gate length, a 16 nm gate width, and a TiN metal electrode with a work function of 4.4 eV. The EOTs of planar n-type MOS (NMOS) FET range from 1.2 to 0.2 nm. SiO 2 is used at gate oxide thicknesses of 1.2 and 0.8 nm, Al 2 O 3 at an EOT of 0.4 nm, and HfO 2 at an EOT of 0.2 nm. The generating approach to discrete dopants follows that in our previous work. [17] [18] [19] [20] Dopants (758) are first randomly generated in a large cube with a size of (80 nm) 3 , in which the equivalent doping concentration is 1:48 Â 10 18 cm À3 , as shown in Fig. 1(a) . The large cube is then partitioned into sub-cubes with a size of (16 nm) 3 , as illustrated in Figs. 1(b)-1(d), and then equivalently mapped into the channel region of the device channel for the three-dimensional (3D) device simulations with discrete dopants, as shown in Fig. 1(e) . On the basis of the statistically generated large-scale doping profiles, we perform device simulation by solving a set of 3D drift-diffusion equations with a densitygradient quantum correction method, [30] [31] [32] which is conducted using a parallel computing system. 33, 34) Notably, in ''atomistic'' device simulation, the resolution of individual charges within a conventional drift-diffusion simulation using a fine mesh creates problems associated with singularities in Coulomb potential.
16) The potential becomes too steep when using a fine mesh; therefore, majority carriers are nonphysically trapped by ionized impurities, and mobile carrier density is reduced. 16) Thus, density-gradient approximation is used to handle discrete charges by properly introducing related quantum-mechanical effects, and cou- 
Results and Discussion
In this section, the device and circuit characteristic fluctuations are investigated in terms of V th , and gate capacitance (C g ), delay, and power. We then compare the dependence of characteristic fluctuations on equivalent oxide thickness. V th,RDF ¼ 3:
because the V th of the explored transistors are calibrated to 140 mV. The tendency is still the same with a different slope. Since the channel doping concentrations of the studied devices are the same, the drain-induced barrier lowering (DIBL) is suppressed using high-dielectrics, as shown in decreases. Although the magnitude of C g increases with increasing C g , normalized C g is reduced due to the enhanced channel controllability by the decreased EOT. The use of high-dielectrics is effective to suppress both device DC and AC characteristic fluctuations. Figures 6(a) and 6(b) present the nominal high-to-low delay time (t HL ), low-to-high delay time (t LH ) of inverters with different EOTs. Both the delay times are reduced due to the larger driving current induced by smaller equivalent gate oxide thickness. Notably, we herein use the gate capacitance of transistor as the load capacitance (C load ) and focused on the device intrinsic parameter fluctuations induced circuit variability. The result of the nominal propagation delay may be changed as we take an additional load capacitance into consideration. High-to-low delay time, low-to-high delay time fluctuations (t HL =t LH ) and normalized t HL =t LH with respect to different EOTs are shown in Figs. 6(c)-6(f). Since the t HL and t LH are dependent on V th for NMOS and PMOS transistors, the trend of t HL =t LH follows the V th,NMOS and V th,PMOS , respectively. Therefore, as shown in Fig. 6 , the delay time fluctuation is suppressed as EOT decreased. As EOT decreases from 1.2 to 0.2 nm, the normalized t HL and t LH are suppressed by factors of 2.5 and 3.1, respectively. Figure 7 exhibits the nominal power dissipation for the studied inverters. Total power (P total ) consists of dynamic power (P dyn ), short circuit power (P sc ), and static power (P stat ). Their definitions are given by
where f 0!1 is the clock rate. I sc is the short circuit current, which is observed as both NMOSFET and PMOSFET are turned on resulting in a DC path between the power rails. T is the switching period. I leakage is the leakage current that flows between the power rails in the absence of switching activity. Short circuit power is determined by the time of existence of the DC path between the power rails and short circuit current. Since V th for the explored devices are calibrated, P sc is then determined by I sc , and I sc is dependent on the saturation current of the devices. P dyn and P sc are the two significant factors in total power consumption, and they increases as EOT decreases owing to the increased device gate capacitance. The corresponding power fluctuations are further explored in Fig. 8 . Figures 8(a) and 8(b) show the dynamic power fluctuations (P dyn ) and normalized P dyn of the bulk planar MOSFET inverter circuits. Similar to the trend of gate capacitance fluctuation, P dyn increases and normalized P dyn decreases as the EOT decreases. 
Conclusions
In this study, we have investigated the random-dopantinduced delay and power characteristic fluctuations in nanoscale CMOS circuits of different EOTs. Under the same device threshold voltage, as EOT decreases from 1.2 to 0.2 nm, the fluctuations of threshold voltage and gate capacitance for CMOS transistors are reduced by 43% and 55%, respectively. Although the nominal value of gate capacitance increases with increasing dielectric constant, their normalized fluctuations induced by discrete dopants are decreased due to the enhanced channel controllability. For the delay time and power fluctuations, as EOT decreases from 1.2 to 0.2 nm, the normalized t HL and t LH are suppressed by factors of 2.5 and 3.1, respectively. The trend of t HL =t LH follows those of V th,NMOS and V th,PMOS . For the power characteristics, although the nominal powers of circuits fabricated using high-dielectrics are increased due to the increased EOT, the fluctuations of dynamic power, short circuit power, and static power are reduced by 40, 70, and 30%, respectively. 
